PATENT SPECIFICATION

DRAWINGS ATTACHED. Inventor: -BRIAN RONALD GAINES.

Date of filing Complete Specification: 3 March, 1967.

Date of Application (No. 9871/66): 7 March, 1966.

Complete Specification Published: 18 March, 1970.

Index at acceptance:-G4 G(2B1, 2B2, 2B14, 2E3, 2F1, 2F2, 2P, 2X, 3A1, 3A2, 3A3B, 3A4, 3A5A, 3A10, 3AX, 3B4, 4A8, 4A10, 4A15, 4AX, 5); G1 N(1A3C1, 3V6P, 3S7S2, 4A); G3 R(7R, 9A, 9B, 9J, 40, X); G4 A(1D, 1U, 1C3, 1C7, 2D, 2H2, 2AY, 2BY, 2BX, 3W2, 4X, 8C, 10G, 10EX, 13E); G4 D1B3.

International Classification :- G 06 g 7/00; G 06 j 1/00.

COMPLETE SPECIFICATION.

Stochastic Computing Arrangement,

We, STANDARD TELEPHONES AND CABLES LIMITED, a British Company, of STC House. 190 Strand, London. W.C.2, England, do hereby declare the invention, 5 for which we pray that a patent may be granted to us, and the method by which it is to be performed, to be particularly described in and by the following statement:-

The present invention relates to a form 10 of computer which has particular application to computation with continuously variable quantities, for example in process control.

15 According to the invention there is provided a computer including a digital computing element or elements, means for representing input information stochastically

by the probability that a level in a clocked sequence of logic levels will be ON, means 20 for applying the information so represented to the computing element or elements wherein computation is performed in a digital manner and means for converting the stochastically represented outputs of the 25

computing element or elements to analogue or digital values.

The invention resides also in the method of representing quantities for computation 30 and in apparatus for computation, simulation, pattern-recognition, model-formation, training and teaching, prediction, signaldetection, automatic control, regulating re-

actions or for process control which uses 35 the method of representing quantities or events which is herein described.

The phase "computing arrangement" includes devices capable of executing arith-

[Price 5s. 0d.]

metical operations and also processors for coded signals representing, for example, 40 audio or visual signals (e.g. special purpose speech and pattern recognizers) as well as devices which carry out tests and impli-ment decisions based on numerical computations. 45

According to a particular aspect of the invention quantities or events are normalised so as to take a value in a standard interval (for example, in an electronic analog computer, the voltage range 0 to 1) and a 50 value occurring in the calculation is presented by the sequence of logic levels or states in which the probability of a particular level being present or of a particular state occurring equals the normalised 55 value.

According to further features of the invention the computing arrangement operates in a ternary logic scheme or in a threshold logic scheme.

In various preferred embodiments hereinafter described and illustrated, the invention provides an analog computer for the solution of differential equations, a non-linear stochastic converter, a control 65 for a distillation column, a random delay, a Bayesian predictor and estimator, a computer using 'steepest descent' methods, a model-reference adaptive controller, bang-bang or optimal relay control device, a flexible patch-board, an adaptive filter for the detection of signals in noise, an adaptive filter for the detection of randomly phased repetitive signals, a data smoothing and stock control processor, a Laplacian device 75 for solving Laplace's equation with pre-

70

.184.652

scribed boundary conditions, and an arrangement of such devices. The invention can be realised using clee-

2

tronic circuit elements, both analog and 5 digital, which may be for example, conventional macro-circuits, or integrated circuits or other forms of micro-circuit. It can also be realised using pneumatic or hydraulic elements, chemical, mechanical, thermal,

- 10 radioaction or optical components or other devices which are capable of realising numerical or logical computation or of realising a sequence of states or levels.
- The various embodiments of the invention hereinafter described utilise compon-15 ents which for the most part operate in real time, but the general stochastic computing arrangement however utilises elements which take into account behaviour of
- 20 sequences in past time. If a memory element is used which differs from the usual store elements (e.g. ferrite or magnetic core, delay line, circulating register, charge on a capacitor) and for example from our
- adaptive element described later with re-25 ference to Fig. 1 (e) and Fig. 15, then the circuitry to read out the stored value in a stochastic manner, and the method of calculating with the value which is read
- out, and the method of representation of 30 the said value, all fall within the scope of our invention.

There is an ineluctable error factor associated with the measurement over only a

35 finite time of the statistical properties of a sequence.

The sequences of states or levels therefore represent the values of quantities to only a finite degree of precision. The accur-

- 40 acy of a measurement can in general be increased by averaging over a larger sample. The theorems of statistical decision theory, as developed by Pearson, Neymann and Wald, provide methods for expressing the
- 45 degree of accuracy to which a quantity is known, subject to an assigned acceptable probable error, the uncertainty being capable under suitable conditions of being stated as an explicit relationship.
- 50 Estimates of and inferences about the values of quantities are then made on the basis of the values observed, the bounds of the error being known in closed form. Configurations of elements operating ac-
- 55 cording to the invention can be used to perform several calculations simultaneously. A computer wherein the results of calculations in one section are used to control the time-scale of another section may 60 be realised according to the invention.

The invention further resides in the arrangement in which a digital computer provides the clock pulses which control the times of operations in the stochastic com-

65 puter which is herein described.

The invention also resides in a computing arrangement of the kind described wherein peripheral equipment which includes analog interfaces or digital interfaces is provided, and equally where the computing arrangement is used with no input from the external world (e.g. as an analog computer for the solution of differential equations).

The above mentioned and other features 75 of the invention will become more apparent and the invention itself will best beunderstood by reference to the following description of various embodiments of the invention taken in conjunction with the 80 accompanying the Complete drawings Specification, in which:-

Fig. 1 is a list of the symbols used,

- Fig. 2 illustrates a ternary logic element 85 together with a table of its values,
- Fig. 3 is a so-called cross-coupled flipflop (CCFF),
- Fig. 4 is an arrangement which utilises a CCFF and which functions variously as
- a multiplier or adder,
- Fig. 5 is a multiplier for the affine symmetric representation,
- Fig. 6 illustrates a multiplier for the socalled affine asymmetric representation,
 - Fig. 7 is an isolator,
 - Fig. 8 is a simple squarer,

Fig. 9 is a two-input adder for the affine representations,

Fig. 10 is an analog-to-stochastic con-100 verter,

Fig. 11 is a digital-to-stochastic converter.

Fig. 12 is a two-input stochastic integrator,

Fig. 13 is an integrator used with one 105 input,

Fig. 14 is an integrator used as an adaptive element,

Fig. 15 is a multiplier having analog inputs and an analog output, 110

Fig. 16 is a squarer for analog inputs and has an analog output,

Fig. 17 is an adder having analog inputs and an analog output,

Fig. 18 is an adder which utilises a 115 CCFF.

Fig. 19 is a cross-correlator in which quantities are represented in the affine symmetric representation,

Fig. 20 is a stochastic computer for the 120 solution of differential equations,

Fig. 21 is a random delay element,

Fig. 22 is a non-linear stochastic converter.

Fig. 23 is a four-state switching function 125 generator,

Fig. 24 is a stochastic divider,

Fig. 25 is a stochastic square root solver,

Fig. 26 is a stochastic subtractor,

Fig. 27 is a stochastic divider,

130

60

ia

di

яt

CO

3

2

70

90

95

10 de

15

CX

20

25

7

30

40

35

45

50

Fig. 28 is a stochastic averager and divider,

Fig. 29 illustrates a stochastic computer attached to the control of a distillation 5 column,

Fig. 30 is the estimating section and

Fig. 31 the predicting section of a Bayesian predictor and estimator,

Fig. 32 is a computer which uses 'steepest 10 descent' methods,

Fig. 33 is a steepest descent computer used as a divider,

Fig. 34 is a 'bang-bang' or optimal relay control device,

15 Fig. 35 is an adaptive filter for the detection of randomly phase repetitive signals,

Fig. 36 illustrates the use of adaptive elements as a data smoothing system,

Fig. 37 is a device for solving Laplace's 20 equation with prescribed boundary conditions, and

Fig. 38 is an arrangement of the devices of Fig. 37 whereby a solution of Laplace's equation is obtained which is valid over

25 an area and which satisfies prescribed boundary conditions.

In Fig. 1 (a) is an AND gate and will be defined both for ternary logic schemes and for binary logic. In ternary logic three states

- 30 are given, ON, OFF and OPEN, which in one convention correspond to minus, plus and zero volts respectively. An AND gate has several inputs and a single output, the value of the output being ON if and only
- 35 if all the inputs have value ON, being OPEN if at least one input is OPEN, and OFF otherwise. In binary logic the operation of the AND gate is the two-valued restriction of the ternary scheme i.e. the
 40 output is ON if and only if all the inputs

are On, and is OFF otherwise.

A particular ternary logic element is described later with reference to Fig. 2.

- Fig. 1, (b) is an OR gate, that is an 45 element which has several inputs and a single output, the value of which is ON if at least one of the inputs is ON, is OPEN if all the inputs are OPEN, and is OFF otherwise.
- 50 (c) is an inverter, that is a single input element whose output is On if the input is OFF, OFF if the input is ON, and OPEN if the input is OPEN.

(d) is an isolator and is described later 55 in more detail with reference to Fig. 7,

(e) is a representation as a block-box of a so-called JK flip-flop, and

(f) is a more complete representation of a so-called JK flip-flop;

60 (g) is a table relating the values of the inputs and outputs of a JK flip-flop in clocked operation.

A JK flip-flop in clocked operation is a device which has two stable states, Q and

Q. (The bar denotes complementation, i.e. 65 inversion).

Throughout the following paragraph, ON corresponds to 1 and OFF to 0.

A clock pulse is necessary to activate the device, and when it is applied, if there 70 is no signal at J and at K, no change is made in the condition. An OFF at J and an ON at K causes the device to assume

state Q = 0, Q = 1, which values are output, an ON at J and OFF at K causes 75

the device to assume state Q = 1, Q = 0, which values are output. Application of a '1' at both inputs causes the state of the device to reverse and gives the output of the complements of the contents before the 80 the application of the signals.

As a convention, where an input is shown grounded, it is assumed that it is ON.

In the following diagrams the orientation on the page of for example the flip-flop box is immaterial, it being the number and sense of the inputs that determines the output values.

(h) is an analog-stochastic converter and 90 is described in detail later with reference to Fig. 10,

(i) is a digital-stochastic converter for some representation (where the form of representation is important, this is noted) 95 and is described in detail later with reference to Fig. 11;

(j) is a Schmidt trigger occurring in Figs. 10 and 11, that is an element whose output is ON for each period of time that 100 an input in excess of a certain value is present and whose output is OFF otherwise;

(1) is an integrator having facilities to read out its count and to set an initial 105 count. It is described in more detail later with reference to Fig. 12;

(m) depicts the box which forms the abbreviation of, or symbol for, 'multiplier'. The constituents of various multipliers are 110 listed in detail with reference to Figs. 4, 5, 6 and 15 of the following drawings;

(n) is an N-input adder, and is a straightforward generalisation of the 2input adder (k); 115

(o) is a so-called cross-coupled flipflop and is described later in more detail with reference to Fig. 3;

(p) is a table which relates the value of the output to the two inputs for sym- 120 metric multipliers (these include Fig. 6). The inputs may take any of the values ON, OFF, OPEN, i.e. the logic scheme is ternary

(q) is the restriction of table (p) to 125 the case where the inputs can only be either

3

3

.

ON or OFF i.e. the restriction of ternary inputs to binary. As the outputs are either ON or OFF i.e. 'well formed' in the binary scheme, and hence meaningful, the restriction is consistent.

5 tion is consistent. Similarly, the restriction of the inverter of Fig. 1 (c) to binary operation is the natural one.

(r) is the standard symbol for a capaci10 tor (these occur for example in Figs. 9, 10, and 11);

(s) is the abbreviation for the switching function generator which is described later in more detail with reference to Fig. 23;

(t) is a Laplacian computing element and is described later in more detail with reference to Fig. 37; and

(u) is a comparator in a servo control,
 20 in which an error signal is obtained by subtracting an achieved value from a theoretical value.

Referring now to Fig. 2, the arrangement shown in (a) is a particular ternary logic 25 element.

An NPN transistor and a complementary PNP transistor are connected as shown, the values of all the resistances being equal; if ON is represented by a negative voltage,

30 OPEN by no volts, and OFF by a positive voltage, then application of inputs to A and B yields the output given in table (b) of the figure.

Ternary logic is of particular importance in artificial intelligence, simulation etc. because the OPEN condition may correspond

to, for example, the instruction 'go into random search mode' in a learning machine where insufficient information has been
supplied for a YES or NO decision to be

made. In the stochastic computer the use of ternary or high-valued logics (having three or more levels) enables analog data to be quantized with more levels and hence to

be more accurately represented at any instant.

British Patent Specification 1.099,574 describes an information processing arrangement which includes an adaptive element containing a store the value of which is continually randomly modified and a counter the value of which is repeatedly compared with the instantaneous value of

55 the randomly modified store, being then appropriately modified according to the results of the comparison, the adaptive element having associated therewith a limit store with adjustable setting the maximum
60 setting of which does not exceed the greatest

value expressible by the counter, the value of the randomly modified store being maintained below the value of the limit store.

Other logic schemes which might be 65 utilized in stochastic computing are threshold logic schemes with more than three threshold values. Elements using such schemes are important in pattern-recognition and classification schemes where majority decision elements, quorum units 70 and questions of separability arise.

Digital techniques can be used to handle and process analog data more directly if the analog quantities are represented not as voltage levels nor as n-tuples of binary digits, but as the probability that a particular binary or multi-level event will occur (or more generally as the probability that one configuration representing one of several possible events will occur). 80

In the conventional analog computer quantities are represented by voltage in a given range from zero up (asymmetric or single-quadrant) or centred about zero (symmetric or four-quadrant), and all **85** quantities must be scaled to be represented within the range of voltages of the computer.

computing arrangement wherein The quantities, e.g. analog variables, or events 90 such as the occurrence of a particular symbol (e.g. on the retina of a pattern recognition device) are represented by statistical properties of states or of logic levels may be referred to as a stochastic 95 computer. Thus in a stochastic computer a quantity for example may be scaled so that the scaled value can be regarded as a probability whose value is not less than zero or greater than one. Scaling for the 100 stochastic computer allows a greater variety of representations than in the conventional computer since non-numeric quantities or events may be represented and no restriction need necessarily be placed upon the 105 range of values of numeric quantities. Each event or quantity is represented in the computer by a sequence of logic levels or states of the inputs and outputs of the elements of the computer, and each sequence of logic 110 levels or states at the input or output of an element of the computer represents an event or quantity. This representation is stochastic in that statistical properties of a sequence rather than the sequence itself 115 are used to define the event or quantity, and hence only the probability that a given sequence represents a given event or quantity is generally known, and conversely only the statistical properties of a sequence 120 are generally constrained by the event or quantity it represents.

The representation e.g. at one input to the computer may differ from that used elsewhere e.g. at an output, and hence the 125 computation performed by a given type of element may vary according to the alternative representations (and hence the interpretations) of its inputs and outputs. Thus

4

15

ъ

particular representations will be preferred for particular types of calculation.

Corresponding to the symmetric representation of bounded quantities on the con-5 ventional analog computer by voltages in the range -E to +E there is the affine symmetric binary representation in which a quantity previously represented by a voltage, V, is represented by a probability that 0 a two-state device will be in one of its

10 a two-state device will be in one of its states (here called 'on'), this probability being defined by:--

$$p(on) = \frac{1}{2}(1 + \frac{V}{E})$$
 (1)

In this representation the maximum voltage E is represented by a certainty that the binary event will be on, and the minimum voltage, -E, by a certainty that it will not be on (i.e. that it will be 'off'). Zero voltage is represented by the device randomly fluctuating between its on and off states with equal chance (or relative frequency over a period) of being in either.

Thus in the affine symmetric binary representation a binary device which over a period takes the state "on" with relative frequency p₋ is taken to represent a corresponding voltage V, where

$$V = (2p - 1)E$$
 (2),

or, of course, any quantity of the magnitude **30** V.

Corresponding to the same representation there is the affine symmetric ternary representation in which the inputs and outputs of stochastic computing elements have
35 three states, here called 'on' 'off' and 'open'. A quantity V in the range -E to +E then does not necessarily have a unique representation and there are a range of statistical properties generating sequences
40 of ternary levels which may represent it.

The preferred representation is:

for V greater than or equal to zero,

$$p(on) = V/E$$
 (3)
 $p(off) = 0$ (4)

(5)

ര

(7)

(8)

$$p(off) = 0$$

 $p(open) = 1-V/E$

(where on, off and open are, of course, mutually exclusive so that only one of them may occur at a time),

-V/E

= 1 + V/E

for V less than zero,

p(on)

p(off)

p(open)

45

In this representation the maximum and minimum quantities are represented by the level being always on or always off respectively, and the zero level may be represented by a random fluctuation between these levels as before but is preferably represented by the open condition in an element. A sequence of levels of a ternary device with relative frequencies of on and off, p(on) and p(off) respectively will be taken to represent a corresponding quantity, V, where:—

$$V = [p(on) - p(off)] \times E$$
 (9) 65

To the asymmetric or single-quadrant bounded representation of quantities by voltages from 0 to E, corresponds the affine asymmetric binary representation:—

$$p(on) = V/E$$
 (10) 70

Both in the symmetric and asmymetric representations multi-valued logic of ternary or higher-order may be used. It will be called affine or linear if a sequence of states or logic levels is taken to represent a quantity which is a weighted sum of the relative frequences of the states or logic levels in the sequence. Multi-level logic is generally capable of greater accuracy and speed than binary or ternary logic but requires circuit elements having greater complexity and hence generally greater cost and less reliability.

The affine representions hitherto described are unsuitable for the representation of unbounded quantities and hence are difficult to use in situations where these may arise, such as division of one quantity by another. In the asymmetric projective binary representation a quantity V greater than or equal to zero is represented by the probability that a two-state device or level will be in one of its states, this probability being defined by:—

$$p(on) - aV/(1+aV)$$
 (11) 95

where A is a scaling factor greater than zero. In this representation zero quantity is represented by certainty that the binary event will be off and infinite quantity by the certainty that it will be on. A binary 100 device which over a period takes the state "on" with relative frequency p(on) is taken to represent a corresponding quantity, V, where:—

$$V = \frac{p(on)}{a(1 - p(on))}$$
 (12) 105

This representation is readily extended to quantities which are wholly negative by

multiplying these quantities by -1. In the symmetric projective ternary representation as in the previous ternary representation there are a range of statistical properties generating sequences to represent a given level.

The preferred representation is:

for V greater than or equal to zero,

$$p(on) = aV/(1+aV)$$
(13)
10 $p(off) = 0$ (14)

p(open) = 1/(1+aV) (15)

for less than zero,

б

5

15

20

$$p(on) = 0 (16)p(off) = -aV/(1-aV) (17)p(open) = 1/(1-aV) (18)$$

In this representation a sequence of states of a ternary device with relative frequencies of on and off p(on) and p(off) respectively will be taken to represent a corresponding quantity V, where:—

$$V = \frac{p(on)}{a(1-p(on))} - \frac{p(off)}{a(1-p(off))}$$
(19)

Some properties of stochastic sequences of states or levels should be mentioned. A sequence is said to be almost stationary if

- 25 its statistics do not vary appreciably over a length of the sequence i.e. if the relative frequences of events, pairs of successive events etc. remain the same over a length of the sequence. A statistic of a sequence
- 30 from a set of sequences is said to be an unbiased estimator of a quantity if the mean value of the statistic over the set of sequences tends to that quantity as the set of sequences becomes larger. A sequence
- 35 is said to be Markovian of zero order or not autocorrelated if the probability of occurrence of a state or level in it is not affected by the events in the sequence previous to that event, i.e. if knowledge of
 40 the past history of the sequence does not
- 40 the past history of the sequence does not aid in predicting its future events course; otherwise the sequence is said to be autocorrelated. A sequence is said to be Markovian of order N or autocorrelated to
- 45 depth of N if the probability of occurrence of a state or level in it depends on the previous N states or levels but is independent of those preceding these. One sequence is said to be cross-correlated with another
- 50 if the probability of occurrence of a state or level in it depends on the concurrent state or level of the other sequence. A set of sequences is said to be pseudo-random if the relative frequency of occurrence
- 55 of a level or state in one is independent of the concurrent levels and states in the

others. A sequence is said to be pseudorandom to depth N if it is possible to form a set of N sequences by delaying it through zero, one, two etc. events, which set is 60 itself pseudo-random.

In stochastic logic it is preferred to deal with sequences which are not autocorrelated and are unbiassed estimators of the quantities they represent. Also when two se-65 quences are made to interact it is preferred that they are not cross-correlated. However for some computations use of such -sequences is unavoidable and in others may be desirable, since the conditional proba-70 bilities inducing autocorrelating may themselves be used to represent quantities or events, and similarly for reasons of simplicity or economy it may be desirable to use pseudo-random rather than truly sto-75 chastic sequences.

For accuracy, the sequences used should be almost stationary, and hence the speed or dynamic range of the processing of these sequences should be much greater than the dynamic range of the quantities they represent. This restricts the dynamic range of the computer.

Parameters whose state or level may be statistically constrained to generate sto-chastic or pseudo-random sequences are already to be found in many mechanical, 85 hydraulic, pneumatic, thermal, electrical, electronic and radioactive devices or systems involved in process regulation and 90 control, computation, and the system of stochastic representation of quantities herein described may be applied to them directly so that relatively simple elements within these systems may be used in rela-95 tively complex calculations, and in particular numerical or quantitive calculations may be carried out by digital or logical ele-The preferred realisations of the ments. computing elements of a stochastic com- 100 puter are, however, in general electronic, since electronic digital components are available in small size with high speed and high reliability. The mode of operation and logic diagrams herein described might 105 equally apply to other components, in particular to pneumatic logical elements, and these are in no way excluded.

Parameters whose states or levels in their relative frequency of occurrence may be 110 used to represent events or quantities include for example the intensity, frequency, mark-space ratio and pulse width or other pulse-coded parameters, carried in single or multiple lines of electrical, pneumatic or 115 other signals. We distinguish between synchronous or asynchronous forms of computation: in synchronous computation the states or levels of all devices and their inputs and outputs within the computation 120 may change only at given instants of time

10

7

5

15

20

30

25



40

45

50

55

often defined by the occurrence of a clockpulse common to all computing elements; in asynchronous computation the states and levels of some or all of the devices may 5 change at instants not common to all the

- devices and often determined by the properties of the devices themselves. Since the computations effected by a device depend on the instants at which it may change state
- 10 it is necessary for the sequence of instants at each device to be well defined at least in its statistical properties. In full synchronous logic this is readily achieved since a single clock pulse may be used to acti-
- 15 vate the whole computer, but in asynchronous logic this must be done separately for each asynchronous group of elements within the computer. Because of this asynchronous logic is often used for computa-
- 20 tions which may be done uniformly in time so that individual elements may run at their natural rate and synchronous logic is often used when the time scale of the whole or part of a computer is to be under con-
- 25 trol. In many computations a mixture of asynchronous and synchronous elements may be used and in particular one part of the computer may control the clock pulses and hence the time scale of another.
- 30 In the following description synchronous computing elements will be described in detail since these are generally the more complex. The modifications or omissions necessary for their asynchronous use are
- 35 not given in detail. The basic elements of a synchronous logic system are boxes with input and output lines plus a clock pulse line. The input lines are connected to the output lines
- 40 of other boxes and have logic levels applied to them. The output lines are at logic levels according to the state of the box. When a clock pulse is applied the outputs and state take new values depend-
- 45 ent upon the inputs and the previous state. The logical inverter (c) of Fig. I gives the output on when its input is off, the output off when its input is on and the output open when its input is open. Thus
- 50 when used as a stochastic computing element it implements the following computations: — with the affine asymmetric binary representation:

$$\mathbf{V}^{1} = \mathbf{E} - \mathbf{V} \tag{20}$$

55 With the affine symmetric binary and ternary, projective symmetric ternary, hyperbolic binary and trignometric binary it implements additive inversion:

 $\mathbf{V}^{1} = -\mathbf{V} \tag{21}$

60 With the projective binary representation it implements multiplicative inversion:

$$V^i = 1/V$$

The term 'independent event' is used in statistics to mean an event whose probability of occurrence is not affected by the 65 probability of occurrence of other events.

A probability is a function whose value lies in the interval zero to one, end points included.

Consider two independent events with 70 probabilities p_1 and p_2 .

The probability of their joint occurrence is p₁ times p₂. If p₁ and p₂ represent the normalised values (in the interval zero to one) of analog quantities V_1 and V_2 , p_1 75 times p₂ (also in the interval zero to one) represents the value of the product V_1 times V_2 . The output of the binary AND gate illustrated in Fig. 1(a) is one when both inputs equal one and zero for any other 80 combination of inputs. Hence if the probabilities of levels applied to the two inputs are such that the probabilities that the inputs are ON are p₁ and p₂ respectively, then the probability that the output is ON 85 is p_1 times p_2 , representing a value V_1 times V_2 .

Thus in the affine asymmetric binary representation multiplication in the stochastic computer is carried out by a single AND 90 gate.

The product of three or more quantities in this representation is obtained as the output of a three or more inputs AND gate.

In what follows, no confusion will result if the sign + is used for the switching connective OR and juxtaposition is used for AND. Where arithmetical addition and multiplication are intended, this will be 100 clear from the context. A bar over a quantity denotes its boolean inverse. i.e.

a = 0 if and only if a = 1,

a = 1 if and only if a = 0.

The circuitry for multiplication in the affine symmetric binary representation is shown in Fig. 6. If levels a and b are applied as shown, the input to AND gate 1

is a b and to AND gate 2 is a b. The 110

output of OR Gate 3 is then a b + a b, which is the representation of the scaled product of the quantities represented by the sequences containing a and b.

This multiplier is an 'equality' gate which 115 gives an ON output if and only if its inputs are the same.

To multiply three or more quantities in the affine symmetric binary representation

(22)

7

95

two or more of the multipliers (equality gates) described may be used in cascade. The multiplier in the affine symmetric ternary representation which is identical in

- 5 logical form to that of Fig. 6, will best be understood in conjunction with the truth table (p) of Fig. 1. The output line is on when both inputs are on or both off; it is off if one input is on and the other is off;
- 10 it is open if either input is open. Care must be taken in the definition of the logical elements used to show the realisation of the multiplier. The AND gate acts as before giving the output on if both its in-
- 15 puts are on, off if one is on and the other off, or if both are off, and the output open if either of its inputs are open, the inverter gives the output on if its input is off, the output off if its input is on and open if its
- 20 input is open. The OR gate gives the output on if any of its inputs are on, off if none of its inputs are on but one or more are off and open if all its inputs are open.
- 25 The multiplier for the projective binary representation will be best understood after consideration of the cross-coupled flip-flop of Fig. 3. At a clock pulse the state of the flip-flop may be changed as already des-
- 30 cribed to a state which depends upon its preceding state and the values of the inputs X and Y. The output Z is equal to the new input X if the flip-flop has output Q on and equals the complemented new in-
- 35 put Y if the Q output is ON. This device realises the transformation

 $\frac{p(Z)}{2} = \frac{p(X)}{2}$

p(**Z**)

45

and consists essentially of a flip-flop having an upper input X and a lower input Y.

p(Y)

40 Y passes also through an inverter and Y is gated at an AND gate with the output Q.

X is gated with $\overline{\mathbf{Q}}$ at another AND gate and the outputs of the two AND gates are combined at an OR gate to give the output Z.

Logical circuitry connected to its inputs can turn this device into an adder, multiplier or divider in the appropriate representation. It is possible to use the output

50 of the flip-flop as a direct output of the device and hence remove the two AND gates and the one OR gate, however the output is then auto-correlated to depth one which may cause difficulty in later calcu55 lation.

Fig. 4 shows the use of a cross-coupled flip-flop CCFF as a multiplier for the pro-

jective binary representation. Considering equation (23), if we replace X by AB and

Y by AB then 60

<u>P(Z)</u> :	= <u>P(AB)</u>	
P(Z)	P(AB)	

Therefore

or

(23)

$$\frac{P(Z)}{P(\overline{Z})} + \frac{P(A)P(B)}{P(\overline{A})P(\overline{B})}$$

$$\frac{P(Z)}{P(\overline{Z})} = \frac{P(A)}{P(\overline{A})} \times \frac{P(B)}{P(\overline{B})}$$
(24) 65

Since the logical inverter gives multiplicative inversion in this representation, the multiplier and inverter may be used together as a divider. The box of Fig. 1(m) can be used to represent the multipliers of 70 Figs. 4—6 and 15.

It will be noted that this is the first example of the use of an element requiring clock pulses for its operation; all previous 75 devices described for inversion and multiplication would work equally well in asyn-chronous logic. If the CCFF is to be used in asynchronous logic then the clock pulses may be obtained from a local oscillator; 80 or if the two inputs are mutually exclusive so that they cannot be on together then the occurrence of a change at the output may be taken to trigger a clock pulse. A combination of these two techniques may also be used in which the flip-flop is ar-85 ranged to act as its own local oscillator.

The multiplier circuits described rely on lack of cross-correlation between the input sequences and hence if one is to be used as a squarer or several are to be used to raise 90 a quantity to a higher power then it is insufficient to common the input lines since the inputs will then be identical and hence cross-correlated — in practice the quan-tities represented by input and output 95 would then be the same. However pro-vided the input sequence is not autocorrelated an independent replication of it may be obtained by delaying it through one clock pulse. Thus a flip-flop used as a 100 delay acts as an isolator, as shown for example in Fig. 7. Fig. 8 illustrates squarer circuity in terms of a multiplier and an isolator.

The use of a delay as described above is 105 important and whenever a signal takes mul-

8

9

5

10

15

20

25

30

35

40

45

50

55

tiple paths in a stochastic computer statistical independence should be assured using single or multiple delays as isolators if necessary.

Autocorrelated sequences when they 5 arise may be reduced to non-autocorrelated sequences by the introduction of random delays whose maximum depth is greater than or equal to the autocorrelated depth of the sequences. A circuit for doing this 10 with autocorrelation depths up to four is shown in Fig. 21. Signals from random noise sources cause the triggers to change states at random intervals and hence to 15 pass a pulse through the capacitors to the clock pulse lines of the flip-flops FF1 and FF2 whenever the noise increases above a certain level. A single noise source may be used in common to the triggers pro-20 vided their triggering levels are not the same. At a clock pulse flip-flops one and two are in random states which are transferred to flip-flops FF3 and FF4. The mean rate of random pulses from the trig-25 gers should preferably be 10 or more times the clock pulse rate. Flip-flops FF5, FF6 and FF7 are connected as a shift register to the input line and hold the previous states of the input line at unit delay, two 30 delay and three delay, respectively. Flipflops FF3 and FF4 gate the value of the output of one of these versions of the input or delayed input onto the output line. Thus at each clock pulse a randomly de-layed replication of the input is presented 35 on the output line. In alternative realizations of the random delay flip-flops FF1 and FF2 may be connected as a shift-register or binary counter to a single trigger and 40 noise source; greater or lesser depths of random delay may be obtained by extension or reduction in the circuit, in which case feedback may be necessary around the flip-flops connected to the trigger in 45 order to prevent them assuming unwanted configurations of states.

One example of computation with autocorrelated sequences is when a pseudorandom set of sequences are generated to 50 represent quantities by mark-space modulation. In mark-space modulation a binary signal of arbitrary frequency is used to represent a quantity by the ratio of the time on to the total time over an interval 55 or to the time off over that interval. The signal is in the former case an example of the affine representations, symmetric or asymmetric according to the interpretation of the fully off condition, and in the latter 60 an example of the projective representation or of the hyperbolic or trigonometric representations. In fact mark-space modulation is a simple example of asynchronous representation by pseudo-random stochas-tic sequences. The autocorrelation depth 65

of a mark-space sequence depends on the extent to which its frequency of change of state is regular. It can be made small by using a varying or randomly varying frequency. The cross correlation between two 70 sequences depends on the extent to which their frequencies are the same or integral multiples of one another. Thus two markspace ratio sequences are pseudo-random and may be used as inputs to the multi-75 pliers previously described and other computing elements to be described provided their frequencies are not integral multiples. This form of asynchronous, pseudo-ran-dom representation is readily extended to 80 multi-level or multi-state sequences.

In Fig. 9, the outputs of the first flipflop are applied to a second flip-flop which therefore emits an ON level to gate 4 and OFF to gate 5 or OFF to gate 4 and ON 85 to gate 5 with equal probability. The probability of an output from gate 6, P(Z), is therefore $\frac{1}{2}$ (sum of probabilities of outputs from gates 4 and 5), i.e. $\frac{1}{2}[P(A) + P(B)]$ since the outputs of 4 and 5 never arrive 90 simultaneously at 6, so that Fig. 9 is an adder. There is no difference between adders for the symmetric and asymmetric binary affine representations.

We now describe more circuitry for the 95 implementation of addition in the affine representations and make some remarks on switching theory. The expression a + b + ab, representing a particular network of gates, is a redundant form of a + b, since 100 the switching tables of the two functions are the same and the second function contains fewer terms than the first, i.e. the forms contain the same literals, but the second form contains fewer letters. If the 105 simple OR gate is used for the purposes of addition in the affine representations, the output is not the sum of the input lines but in the affine asymmetric representation is their sum minus their products and a cor- 110 responding function in the symmetric representation. The product term is effec-tively absent, since the signal occurring for inputs on both lines is indistinguishable from that occurring for an input on one 115 of the lines. Thus, although the OR gate is useful in some computations, stochastic logic is required to implement the opera-tion of addition. To sum a number of lines, the unweighted adder for the affine 120 binary representation chooses one of them at random and outputs the value of that line. Thus the output of a k-input adder is 1/k times the sum of its inputs. If the input lines are chosen at random, they are 125 chosen with equal probability.

Referring again to Fig. 9, which illustrates circuitry for stochastic addition in the case of two inputs (the two input adder (k) of Fig. 1), when the signal from the 130

9

60

9

70

65

75

80

85

90

95

100

random noise source exceeds a preset threshold, a trigger pulse is applied to the clock input of a first flip-flop which then changes state because its inputs are grounded and is thus in a random state at

- 5 grounded and is thus in a random state at the time of a clock pulse, when its state is transferred to a second flip-flop. The mean rate of random pulses for the trigger to the first flip-flop should exceed the
- 10 clock-pulse rate preferably by a factor of at least ten.

The similarity of the adder of Fig. 9 to the element previously described for removing autocorrelation will be noted — in

- 15 the latter, delayed versions of the same input were selected at random whereas the adder of Fig. 10 selects one of several different inputs at random. In fact the decorrelator can be constructed from a chain
- 20 of isolators and an adder of the type described. Alternative realizations of the adder are possible when several inputs are to be summed and the same remarks apply as for the random delay. If equal weights are
 25 not to be applied to all inputs then either
- 25 not to be applied to all inputs then either the inputs may be weighted by passing them through a multiplier one input of which is a sequence generated with constant probability, or, preferably, biased probabilities
- 30 may be used in the random selection of an input; the output sum is then weighted by the probability of selection of the input. The biased probabilities may be generated through the use of flip-flops with random
- 35 states gating the input lines or through other forms of generation of multi-state stochastic sequences, or alternatively an adder with a large number of inputs may have these commoned in groups to the in-40 seming lines as weighting the sequences of
- 40 coming lines so weighting the sequences on these lines.

Since the logical inverter performs the operation of additive inversion in the affine symmetric representations it may be used

- 45 in conjunction with an adder to obtain a subtractor. If the clock pulses to the adder àre obtained from a local oscillator it may be used in asynchronous computation, for example with mark-space sequences. In
- 50 an alternative realization of the asynchronous adder the lower flip-flop may be made a multivibrator, the noise source and trigger may be removed, and one output of the lower flip-flop may be connected through
- 55 a capacitor to the clock line of the upper flip-flop, the input lines of which are grounded. In another alternative the upper flip-flop may be replaced by a multivibrator and the lower flip-flop, trigger and noise
- 60 source removed. In this case variable weighting may be obtained by varying the mark-space ratio of the flip-flop. It is desirable if these asynchronous realizations are used with mark-space modulated se-
- 65 quences that the inputs and multivibrators

do not have frequencies which are integrally related. Asynchronous adders with more than two inputs may be realised by applying these modifications to the multiple input adders described. If two or more 70 multivibrators are used within a multiple input adder it is desirable that their frequencies are not integral multiples of a common frequency.

Generation of random sequences in the 75 computer may be required for various purposes. The stochastic adder has within it a random element and may generate a random sequence even when its inputs are deterministic. In general, however, the 80 random sequences which carry information in a stochastic computer will be generated either internally as the output of stochastic constants and integrators or externally from the conversion of events or analog or digi-85 tal quantities into a stochastically coded form. For quantities, one element which does this is a comparator with binary output, one of whose inputs is random or pseudo-random and the other of which is 90 fixed (stochastic constant) or the stochastic integrator state. The only requirement on inputs to the comparator is that it should be possible to say which one is greater in magnitude and thus two voltages or two 95 digitally coded numbers or even two pressures might be used. The random input is generally required to take all its possible levels with equal probability (though specific random distributions may be very use- 100 ful for nonlinear conversion) and this may be achieved by random selection of its levels in a similar way to that in which an input was randomly selected by the adder of Fig. 9. 105

Fig. 10 illustrates one generator of random sequences, the analog-stochastic converter (h) of Fig. 1. When the random noise from the noise source exceeds a certain threshold, a trigger pulse is applied 110 to the clock line of the appropriate flip-flop. (There will normally be more than four flip-flops in a practical circuit). The flip-flops are in a random state and hence give a random level to the comparator via 115 the digital-to-analog convertor. If at a clock pulse the analog input is greater than this random input, then the output flip-flop goes on, otherwise it is off. The sequence of outputs is a stochastic representation 120 of the analog input in the affine binary representation if the digital-to-analog convertor is linear.

Fig. 11 illustrates the digital-stochastic convertor (i) of Fig. 1. Here the digital 125 input is fed directly to a digital comparator where it is compared with the random digital output of the flip-flops. The output of the flip-flop is obtained in the same way

10

10

11

5

10

15

20

25

30

35

40

45

50

55

V

as described above with reference to Fig. 10.

Many alternative realizations of these convertors are possible: — as for the adder and random delay previously described the flip-flops whose states are to be random at a clock pulse may be connected in groups or all together to common noise source or sources through triggers with 10 different on-levels; they may be connected in groups or together as binary counters or shift registers, with or without feedback to one or more triggers from one or more noise sources; the comparator may be run

- 15 asynchronously as can the adder and random delay by use of a local oscillator or by replacement of the random flip-flops by multivibrators. If it is run asynchronously then the output may be regarded as a mark-
- 20 space modulated sequence. Further alternatives involve the replacement of the flipflops and digital to analog convertor by some other form of ramp-generator such as an integrator with feedback. Represen-
- 25 tations of quantity other than the affine may be generated by use of ramps with a varying rate of climb or by non-linear digital to analog conversion. The conversion may be done within a digital computer
- 30 with analog to digital conversion if necessary or through an analog computer with comparators and logical processing. Multilevel stochastic sequences are readily generated by the use of comparators with mul-
- tilevel output or through the use of multilevel logic at the output of several binary comparators. The convertors described may be used with a constant input to generate a stationary stochastic sequence or
 stochastic constant and may be used to
- represent an event if this is first coded as a digital or analog quantity.

To illustrate non-linear conversion a converter for the projective binary representation is shown in Fig. 22. Instead of 45 the analog or digital quantity being directly compared with a random quantity it is multiplied by a random number between zero and one and compared with a constant quantity multiplied by one minus this number. The random quantity is generated 50 as before by flip-flops fed by triggers or multivibrators through integrators with feedback. The multiplications by this num-55 ber and by one minus it are illustrated schematically as by potentiometers but in practice may be through the use of analog devices such as field effect transistors or through the use of analog-digital devices 60 such as operational amplifiers with switched summing resistors or through the use of digital multipliers and other means of scaling. The comparator gives the on output when

$$\alpha \ge A(1 - \alpha) \tag{25}$$

and hence A = 1/a, where a is the scaling factor previously described with reference to equations (11) and (12). P1 and P2 are the potentiometers, α with $o \leq \alpha \leq 1$ being the ratio of P1 (proportion of input voltage), and $1 - \alpha$ being the ratio of P₂.

This type of comparator may be used with nonlinear transformation of the input to generate the hyperbolic and trigonometric representations. With a multilevel 75 comparator or a pair of binary comparators with appropriate logic it can be used to generate the symmetric projective ternary representation. All possible representations may be generated by transforming 80 the input signal, scaling it by a constant or random number and comparing it with a constant or random quantity.

A reversible binary counter which has k+1 states numbered 0 to k and changes 85 from its nth state to its (n-1)th state at a clock pulse if its input line called 'incre-ment' is on and its increment line called 'decrement' is off, provided n is one or more, and which changes from its n'th state 90 to its n+1 'th state when its increment line is off and its decrement line is on at a clock pulse, provided n is not greater than K-1, and which otherwise does not change its state at a clock pulse, can be used for in-95 tegration, smoothing, function-generation, holding a constant and as an inward and outward interface to the stochastic com-One possible realization of this puter. counter is through the use of cascaded flip- 100 flops with appropriate coupling and this will be taken for the sake of the description, however any configuration of storage elements with the counter properties described above may be used to realise these 105 elements.

The simplest way to use the binary counter as an integrator in the affine representations is to connect the input line to its increment line directly and through an in-110 verter to its decrement line. If however the integrator is considered to have two inputs a better configuration is that shown in Fig. 12, illustrating the integrator of Fig. 1(1). At a clock pulse, if the hold line 115 is ON, the counter increments if both inputs are on, decrements of they are both off and remains in the same state other-Thus the basic integrator is best wise. thought of as a two-input summing inte- 120 grator. When there is only one input the input terminals may be commoned, preferably through an isolator as shown in Fig. The digital output representing the 13. state of the binary counter is shown con- 125 nected to a digital-stochastic convertor previously described with reference to Fig. 11 so that the integrator has a stochastic out-

11 65

5

)

put to feed other stochastic computing elements. This digital output may also be used at the output interface to feed-out the state of the integrator which information

- 5 may be used directly or converted to analog or other form. In the affine representation the digital-stochastic converter will generally be linear so that the probability that the output will be on after the next clock
- 10 pulse is n/K when a counter with K+1states is in its n'th state, in which case the output sequence represents the integral of the sum of the quantities represented by the inputs provided the counter does not 'limit',
- 15 that is provided it does not receive increment or decrement signals at a clock pulse when in its K'th or zeroth states respectively. The state of an integrator at the beginning of a computation is not neces-
- 20 sarily specified by the circuit and may be set by external sources or by another section of the computer, and similarly it may be changed at any stage of the computation. Thus an integrator may be used as
- 25 an input interface from other apparatus, for example a digital computer, and an integrator without inputs may be used to hold a constant during computation. In some uses of the integrator, particularly
- 30 when it is used to 'track-or-store', gates may be placed in the increment and decrement lines so that an input, the 'hold' input, may be used to prevent changes of state. In other realizations the number of
- 35 states of the counter, the 'time-constant', may be set by limiting the counter to a smaller or larger part of its range, for example by use of another counter whose state determines the maximum and mini-
- 40 mum states of the integrating counter. The random generator which determines the stochastic output of the integrator is generally but not necessarily required to generate the random output to one side of the
- 45 comparator within the same range as that of the counter feeding the other side, and hence if the range of the counter is changed it may be desirable to change the range of the random generator; this is certainly so
- 50 if the digital to stochastic converter is required to be linear in the sense described above.

The integrator may have many forms of output but they will be controlled to some

- 55 extent by its state which can for example control a stochastic converter to generate binary or multi-level stochastic sequences, or set-up the state of another integrator, or feed-out information from the stochastic
- 60 computer to other devices, to processes, operators and so on. The interpretation which is placed upon the output of an integrator will depend upon its purpose and upon the representation being used.
- 65 Many schemes for feedback of the out-

put or state of an integrator to its input to control the effect of its input on its state are possible and are especially useful when the integrator is used to convert the stochastic representation of quantity or events 70 back to its original or some other form. If the linear stochastic output of an integrator is fed back to one of its inputs via an inverter as in Fig. 14 then the configuration is an "ADDIE" or adaptive digital 75 element of the kind described in British Patent Specification No. 1,069,159. This configuration is particularly attractive in that limiting cannot occur and the state of the counter may be used to estimate the 80 probability that the input is on at a clock pulse and hence may be used to estimate the event or quantity represented by a stochastic sequence, for example an K+1 state ADDIE in its nth state may be taken as 85 representing : ---

V = nE/K (26) in the asymmetric affine binary representation; V = (2n-K) E/K (27) 90 in the symmetric affine binary representation; V = n/a(K-n+1) (28) in the projective binary

representation; 95

the latter estimate and similar ones for the hyperbolic and trignometric representations are biased and their accuracy depends upon the extent to which the K'th state of the counter is not attained, whereas the two 100 former estimates are unbiased. In other schemes for feedback around the integrator, gates in the increment and decrement lines may be fed by outputs dependent upon the state of the integrator so that the proba-105 bility of an increment or decrement is determined not only by the inputs but also by the state of the integrator.

The integrator with or without feedback may be used as a function generator in 110 which case the reversible counter will generally have far less states than when it is used for integrator or as an interface. Particular interest is attached to those integrators in which the output is determined 115 exactly rather than statistically by the integrator state since these are capable of realization with fewer components. An example of this is the switching function in which an integrator with 2j states is used, 120 the output being on when it is in one of its upper j states and off otherwise. As j increases this approximates more and more to a discontinuity known as a switching or threshold function. Fig. 23 illustrates a 125 switching function with a four-state counter (j=2).

13

12

15

10

5

20

25

30

5

12

70

75

80

85

90

95

100

105

110

115

The output $p = a^2 / (a^2 + \overline{a^2})$, or

 $\frac{r^2}{r^2+(1+r)^2},$

where r is the scaled value representing a. Recall that the symbol for this element is shown at (s) of Fig. 1.

Fig. 15 illustrates a multiplier for analog inputs and incorporating an ADDIE which is used as a stochastic to digital converter. A plurality of levels in the adaptive ele-10 ment corresponds to the several digits in a

word. Fig. 16 is the multiplier of Fig. 15 used as a squarer, isolation therefore being provided for the second input.

15 Fig. 17 is an adder incorporating an ADDIE as a stochastic to digital converter. Fig. 18 is an adder utilising a CCFF with interconnected logical elements forming gates. Considering equation (23), if

20 we replace X by AB v AB and Y by

AB, then we can rewrite (23) as:

$$\frac{P(Z)}{P(Z)} = \frac{P(AB) \vee AB}{P(AB)}$$

Therefore

$$\frac{P(Z)}{P(\overline{Z})} = \frac{P(A)P(\overline{B}) + P(\overline{A})P(B)}{P(\overline{A})P(\overline{B})}$$

25 or

30

$$\frac{P(Z)}{P(\overline{Z})} = \frac{P(A)}{P(\overline{A})} + \frac{(PB)}{P(\overline{B})}$$
(29)

Fig. 19 is a cross-correlator which calculates the covariance of inputs X and Y, taking the time over which averaging takes place into account. The output G has value $G(t) = G(0) + \frac{1}{4} \int_{0}^{t} exp(s-t)$

(X - X) (Y - Y) ds where, X, Y denote the expected values (average or mean) of X, Y respectively, where exp denotes the 35 exponential function, and where t is the period of time during which the inputs are applied and where G(0) is a constant.

Fig. 20 illustrates a stochastic computer

with analogue inputs and outputs in the symmetric affine representation for solving 40 the differential equation

$$\overset{\|}{Z} + \frac{1}{N} \overset{\cdot}{Z} + \frac{1}{KN} Z = \frac{X}{KN} , \quad (30)$$

where a dot above a variable denotes differentiation with respect to the clock-pulse time scale. (This equation arises in the 45 calculation of the transfer function of a system with natural frequency $\frac{1}{\sqrt{KN}}$ and

with a positive damping ratio $\frac{1}{2} \sqrt{\frac{K}{N}}$.

If X is the input to the converter, Y the quantity represented by the 50

output of the first integrator, and

Z the final output, and if the first integrator has K + 1 states, and the second integrator has N + 1 states, then

$$N\dot{Z} = Y - Z \text{ and} 55$$

$$K\dot{Y} = X - Z$$

$$KNZ = K\dot{Y} - K\dot{Z}$$

$$= Z - Z - K\dot{Z}$$

$$\overset{\parallel}{Z} + \frac{1}{N}\dot{Z} + \frac{1}{KN}Z = \frac{X}{KN} (31)$$

Ν

Some computations in some representa-60 tions cannot be realised by logical elements operating on a finite section of the input sequence to produce an output sequence which is an unbiased representation of the result of the computation, for example di-65 vision in the affine representations, squareroots in affine and projective representa-tions, subtraction in the projective representations. These computations may be realised or approximated by conversion be-70 tween representations and in many applications different representations will be used in different parts of the computer, or by descent techniques for minimization, or by feedback around an integrator, or by 75 special-purpose function-generators. In feedback around an integrator the technique is to use an integrator as an element with high-gain over many clock-pulses and place the function whose inverse is required in its feedback loop. This is an approxi-mate technique in that the output sequences 80 are generally not unbiased estimators of the

13

120

required output and also under certain conditions the loop may be unstable and oscillatory or indeterminate outputs be represented.

- Figs. 24, 25 and 26 are examples of three 5 elements using feedback around an integrator. The stochastic divider Fig. 24 has a multiplier and inverter in the feedback loop of an integrator and the quantity re-
- presented by Z approximates to that repre-sented by Y divided by that represented by 10 X. In the symmetric affine representation this system is unstable if X represents a negative quantity and hence it is only a
- half-scaledivider; division by negative 15 quantities may be realized by removal of the inverter. The stochastic square-root solver Fig. 25 has a multiplier with isolator used as a squarer together with an inverter
- 20 in the feedback loop of an integrator and the quantity represented by Z approximates to the square root of that represented by Y. The stochastic subtractor for the projective representation Fig. 26 has a pro-
- jective adder and an inverter in the feed-25 back loop of an integrator and the quantity represented by Z approximates that repre-sented by Y minus that represented by X. Alternative forms of feedback around in-
- 30 tegrators may be used to compute or approximate functions not readily obtained by the straightforward application of logical elements.

Fig. 27 illustrates a divider for positive analog quantities. Positive quantities X and Y are converted into the projective 35 binary representation and the two streams representing them gated through AND gates into a cross-coupled flip-flop the out-

- put of which is estimated by an ADDIE 40 and converted to its equivalent analog form by a digital to analog converter in the projective representation. The output Z equals —. Y
- Fig. 28 illustrates division of one variable by the average of another. The posi-45 tive quantity Y is converted to the affine asymmetric binary mode and its representation is averaged by an ADDIE. This
- 50 representations of the averaged or exponentially smoothed input Y is gated together with the projective representations of the input X into a coff the output of which is estimated by an ADDIE and converted to
- 55 its equivalent analog form by digital to analog converter in the projective representation. The first ADDIE will generally

have far more states than the second ADDIE.

The output Z equals X divided by $\int Y$ 60

exp (s-t) ds, where exp denotes the exponential function.

Fig. 29 shows a stochastic computer used in process control with particular application to the control of a distillation column. 65 Tanks T1-T4 deliver the ingredients to the distillation column, the proportions being varied by opening and shutting valves VI-V4. P is a pump and PH a pre-heater for the mixture. SI - S6 are different 70 stages in the process and provide monitored information which is fed to an analog to digital converter A--D. Coolant is injected at IN and emerges at OUT. Some of the circulating reflux is diverted through 75 a flow meter and a composition meter whose readings are fed to $\hat{A} - D$. The level of the composition in the base of the column is measured and fed to A — D, as is the level in the BOTTOM storage 80 tank and the temperature of the heating jacket. The various outputs of A - Dpass through an analog or digital-to-stochastic interface, such as has been described with reference to Figs. 10 and 11, and the -85 derived values are then processed by the stochastic computer. Signals from the computer pass through a stochastic to digital interface, such as has been described with reference to Fig. 14, and are then 90 applied either after digital-to-analog conversion or directly to the control of valves V1 - V4, the reflux, to the controls governing the temperature to be maintained in the base or to the levelling valve L. In 95 particular the stochastic computer may contain a simulation of the distillation column by stochastic elements, such as that shown in Fig. 20, simulating each plate and may also contain a predictor, such as that 100 shown in Figs. 30 and 31, to predict the result of varying valves V1 - V4. The mode of control may be steepest descent optimization, such as described with refer-ence to Fig. 32, to keep the contents of T1 105 to T4 at prescribed ratios.

Figs. 30 and 31 illustrate the use of the stochastic computer as a Bayesian predictor in which the occurrence of an event E_1 is used as evidence to predict the proba-110 bility of occurrence of an event A. The computation which is implemented by the predictive section (Fig. 31) is that of multiplication of likelihood ratios:if $E_1 \ldots E_N$ are known to have occurred 115 then

15

P

Th

p(a

in

(wł

tio

30:

pre

on

'Es

or

А

nec

of

esti

wil

mic

occ

get

of

cro

fee

inte

is (

by

sho

plu

line

all

req

pat rin

PC

(

5 ing

10

·15 clo

20 tha

25

30 if]

35

40 bili

45 PC (1rev

required output and also under certain conditions the loop may be unstable and oscillatory or indeterminate outputs be represented.

- 5 Figs. 24, 25 and 26 are examples of three elements using feedback around an integrator. The stochastic divider Fig. 24 has a multiplier and inverter in the feedback loop of an integrator and the quantity re-
- 10 presented by Z approximates to that represented by Y divided by that represented by X. In the symmetric affine representation this system is unstable if X represents a negative quantity and hence it is only a
- 15 half-scaledivider; division by negative quantities may be realized by removal of the inverter. The stochastic square-root solver Fig. 25 has a multiplier with isolator used as a squarer together with an inverter
- 20 in the feedback loop of an integrator and the quantity represented by Z approximates to the square root of that represented by Y. The stochastic subtractor for the projective representation Fig. 26 has a pro-
- 25 jective adder and an inverter in the feedback loop of an integrator and the quantity represented by Z approximates that represented by Y minus that represented by X. Alternative forms of feedback around in-
- 30 tegrators may be used to compute or approximate functions not readily obtained by the straightforward application of logical elements.

Fig. 27 illustrates a divider for positive 35 analog quantities. Positive quantities X and Y are converted into the projective binary representation and the two streams representing them gated through AND gates into a cross-coupled flip-flop the out-

- 40 put of which is estimated by an ADDIE and converted to its equivalent analog form by a digital to analog converter in the projective representation. The output Z X
 - equals -
- 45 Fig. 28 illustrates division of one variable by the average of another. The positive quantity Y is converted to the affine asymmetric binary mode and its representation is averaged by an ADDIE. This
- 50 representations of the averaged or exponentially smoothed input Y is gated together with the projective representations of the input X into a ccff the output of which is estimated by an ADDIE and converted to
- 55 its equivalent analog form by digital to analog converter in the projective representation. The first ADDIE will generally

have far more states than the second ADDIE.

The output Z equals X divided by $\int Y 60$

exp (s-t) ds, where exp denotes the exponential function.

Fig. 29 shows a stochastic computer used in process control with particular application to the control of a distillation column. 65 Tanks T1-T4 deliver the ingredients to the distillation column, the proportions being varied by opening and shutting valves V1-V4. P is a pump and PH a pre-heater for the mixture. SI - S6 are different 70 stages in the process and provide monitored information which is fed to an analog to digital converter A-D. Coolant is injected at IN and emerges at OUT. Some of the circulating reflux is diverted through 75 a flow meter and a composition meter whose readings are fed to A - D. The level of the composition in the base of the column is measured and fed to A - D, as is the level in the BOTTOM storage 80 tank and the temperature of the heating The various outputs of A - Djacket. pass through an analog or digital-to-stochastic interface, such as has been described with reference to Figs. 10 and 11, and the 85 derived values are then processed by the stochastic computer. Signals from the computer pass through a stochastic to digital interface, such as has been described with reference to Fig. 14, and are then 90 applied either after digital-to-analog conversion or directly to the control of valves V1 - V4, the reflux, to the controls governing the temperature to be maintained in the base or to the levelling valve L. In -95 particular the stochastic computer may contain a simulation of the distillation column by stochastic elements, such as that shown in Fig. 20, simulating each plate and may also contain a predictor, such as that 100 shown in Figs. 30 and 31, to predict the result of varying valves V1 - V4. The mode of control may be steepest descent optimization, such as described with reference to Fig. 32, to keep the contents of T1 105 to T4 at prescribed ratios.

Figs. 30 and 31 illustrate the use of the stochastic computer as a Bayesian predictor in which the occurrence of an event E_i is used as evidence to predict the proba-110 bility of occurrence of an event A. The computation which is implemented by the predictive section (Fig. 31) is that of multiplication of likelihood ratios:—

if $E_1 \ldots E_N$ are known to have occurred 115 then

A nec of tha esti wil mic occ

of

cro

fee

inte

is (

by

sho

plu

line all req

35

40 bil

14

15

P

Th

p(a

in

(wł

tion

30;

pre

on

'Es

or

(

5 ing

10

15 clo

20

25 get

30 if 1

ŧ

rin | PC

pat

(l)rev

15

 $p(A / E_1 \dots E_N)$

)

 $L = \frac{P(A)}{A}, L_1 = \frac{P(A/E_1) P(A)}{A}$

The computation exercised by the estimat-5 ing section (Fig. 30) is that of estimation of

 $p(a)/(p(A), p(A/E_1)p(A)/p(A/E_1)p(A), etc.$ in the projective binary representation

(which is peculiarly suited to this calcula-

30: the occurrence of A, $E_1 \dots E_N$ is represented by a sequence of ON logic levels

on their respective input lines. If the 'Estimate' line is enabled for one or more

Consider first the estimating section Fig.

 $= L L_1 L_2 \ldots L_K$ where

P(A)

p(A / ...

tion).

10

60

65

70

75

80

85

90

95

t 100

105

110

1 115

or decremented according to whether line A is on or off. All integrators are connected as ADDIEs and hence the output of integrator Int_o estimates the probability 20 that A is occurring during the time that the estimate line is enabled. (The integrators

15 clock pulses the integrator is incremented

will generally but not necessarily be set to mid-range if no previous estimating has occurred). Each input line E_1 is gated to-25 gether with input line A and the output of Int, through two AND gates into a cross-coupled flip-flop ccff, whose output feeds integrator, Int₁. The output of this integrator, $P_A/_{E1}$, is an estimate such that 30 if $P/_A/_{E1}$ is the probability that this output is on, then

$$\frac{P_{A/E_{I}}}{1-P_{A/E_{I}}} = \frac{p(A/E_{I}) p(\overline{A})}{p(\overline{A}/E) p(A)} = L_{1} \quad (33)$$

Thus these outputs are suitable for use by the predicting section (Fig. 31, here 35 shown realized by another ccff with gating plus another integrator.) When the predict line is enabled (generally but not necessarily all the time) then the state of Int_{N-1} is the required predictive estimate of the proba-bility of occurrence of event A given the 40 pattern of evidence contained in the occurring E₁.

Returning to equation (23), if we replace 45 P(X) by $P_A P_{A/E_1} P_{A/E_2} \dots P_{A/E_N}$ and 45 P(Y) by $9(1-P_A)$ $(1-P_A)$ $(1-P_A/E_1)$ $(1-P_A/E_2)$. . . $(1-P_A/E_N)$ then we may rewrite equation (23) as

1.184.652

 $p(A / E_1) P(A)$

 $p(A / E_i) p(A)$

etc.

p(A)

p(A)

 $\overline{P(A/E_1)} P(A)$

$$\frac{p(A / E_N) p(\overline{A})}{p(\overline{A} / E_N) p(A)}$$
(32)

(PZ)P,

$$\frac{(PZ)}{P(\overline{Z})} = \frac{P_A}{1 - P_A} \times \frac{P_A/E_1}{1 - P_A/E_1} \times \dots$$

so that from equation (33)

$$\frac{P(Z)}{P(\overline{Z})} = L \times L_1 \times L_2 \times \ldots L_N \qquad 50$$

which, for equation (32) is equal to

$$\frac{P(A/E_1 \dots E_N)}{P(A/E_1 \dots e_N)}$$

so that

$$P(Z) = P(A/E_1 \dots E_N)$$
(34)

The output of the ADDIE in Fig. 30 55 estimates (P(Z)) and hence becomes equal to $P(A/E_1 \dots E_N)$ which is the predicted probability of occurrence of A given the events $E_1 cdots E_N$. This may be read out digitally or through a digital-analog con-60 verter, or the stochastic output of the integrator may be used for further stochastic computation.

Although both sections of the Bayesian estimator and predictor have been here 65 shown as realized by stochastic logic alternative realizations part or whole of the systems may be realized by other forms of computation such as the digital computer, in particular the output of the esti-70 mating section is very suitable for digital computation. The output of this section gives estimates of normalized likelihood ratios in a convenient symmetric form and has an advantage over Bayesian predictors 75 using logarithmic transformations. In another alternative many such estimator/ predictors for several events are combined to give conditional probability computers and maximum likelihood predictors. The 80 events E₁ need not be independent of the predicted events such as A but can be logical combinations of past occurrences of these. In a further alternative the events E_i are weighted with the confidence that 85 can be placed in them and the output is also weighted according to its reliability. In a further alternative the reliability of the output is estimated separately using

the correctness of past predictions. In a further alternative the outputs or states of integrators 1 to N are used to assess the usefulness of events E_1 to E_N res-

- 5 pectively as predictors (since the evidence is useless if the states of the integrators do not deviate appreciably from mid-range) and may be used to change the content of the evidence.
- 10 This predictor may be applied in any situation where evidence is available which may be eventually dichotomized into the occurrence or non-occurrence of events. It is of particular use however in medical di-
- 15 agnosis where E_3 may be symptoms and other evidence of the patients condition and A may be a particular disease or condition; meteorological forecasting where the E, may be information about meteorological
- 20 variables such as barometric pressure in various localities and A may be a particular aspect of weather to be expected; automatic control where E₁ may represent conditions of the plant or controlled system and past con-
- 25 trol actions and A may represent a future condition of the plant or controlled system; pattern recognition and the detection of signals in noise where E₁ may represent features of the pattern or signal plus noise
- 30 and A may be a particular classification of the pattern or signal.

The arrangement of CCFF's and integrators is duplicated for each input E_1 to E_N of Fig. 30, and the corresponding gate

35 sections of Fig. 31 are similarly duplicated for the signals $P_A/_{Ei}$ and the signals E_t . One realization of a variable processor which is of great importance is the steepest descent computer for determining or en-

- 40 forcing a relationship between a set of variables. In this computer variables whose value is to be determined are represented as the outputs of integrators whose inputs are functions of some or all of the vari45 ables. With appropriate functional rela-
- tionships the integrator outputs may be forced to vary so as to satisfy the required relationship. The computer is then said to 'model' the relationship and may be used
- 50 to compute other sets of variables satisfying it, for example for purposes of pattern recognition or prediction. In alternative realizations the appropriate functional relationship may be unknown and the computer may itself determine it by parameter pertubation or other techniques.

Fig. 32 illustrates a stochastic computer circuit in the affine symmetric binary representation for the steepest descent approach to a linear relationship. It is required to find 'weights', w₁, ... w_N for the inputs x₁... x_N such that the output z is equal to the required output y, that is to determine the w₁ such that:—

z = ywhere

$$x = \frac{1}{N} (w_1 x_1 + w_2 x_2 + \ldots + w_N x_N). \quad (35)$$

The input representing x_i passes through the multiplier M^{i_1} together with the output of Int_i , representing w_i , and their product 70 goes into the adder together with similar products to produce z. The input x_i also passes through an isolator I to a second multiplier M^{i_1} together with the inverted output representing -z into one input of the integrator, Int_i , and to a third multiplier M_i together with the input representing y, the required output.

Whe the 'adapt' line is on the outputs of the integrator change as to minimize the 80 difference between z and y. To use the device as a predictor, in the absence of the signal y the adapt line may be put off and the output z will predict the signal y corresponding to the inputs x_1 to x_N . y itself 85 may often be zero in which case it is required to find a linear relationship between the variables x₁ themselves. Some of the integrators may be used to hold constant weights rather than be placed in the adapt -90 mode (i.e. their adapt lines are not on) in which case the variable weights are then required to satisfy the constrains set by the fixed weights. In application to pattern recognition the inputs $x_1 \, \ldots \, x_N$ may be 95 binary signals representing the presence or absence of features of patterns and the output may be a classification of patterns. Further transformation may be applied to the output of the adder before it is fed out 100 and back; the computation is not then necessarily steepest descent but it is convergent if the transformation applied is monotone. Stochastic elements have an especial advantage over other variable 105 weighting devices with limited storage in that they may be shown to converge for a large class of training sequences. The arrangement of integrators and multipliers is duplicated for each X_{i} . 110

Fig. 33 illustrates a particular application of the device of Fig. 32 applied to the division of two quantities of the affine symmetric binary representation. This is a fourquadrant divider as opposed to the two- 115 quadrant divider of Fig. 24. The adder of Fig. 32 is uncessary since only one weight, W, and one variable, X, are in use. The output W equals Y/X.

Fig. 34 illustrates relay control of a 120 motor using stochastic elements in the binary symmetric affine representation. The position and velocity of the motor shaft given by a positional pick-off and tacho-

3

3

meter are converted to the binary symmetric affine representation, inverted and fed as inputs to an adder. The tachometer output is cubed by two multipliers with 5 suitable isolation and also fed to the adder together with the representation of the required shaft position. The output of the adder is fed to an integrator set-up as a switching function and the output of this controls a relay which applies full power 10 to the motor in one direction or the other. The adder is a weighted adder and its input weighting is adjusted to approximate the form of the time-optimal switching func-15 tion in the error/error-rate phase-plane.

Fig. 35 illustrates an adaptive filter for the detection of randomly phase repetitive signals in noise and has particular application to radar and biological studies.

20 The signal plus noise which is assumed to have zero mean is passed along a tapped delay line so that delayed versions of it, D_1 to D_N are available (these are assumed to be in the stochastic affine symmetric 25 binary representation and conversion may take place before or after delay). The delayed signal D_1 is fed to the multiplier M together with the output of integrator Intl and their product goes to an adder to-30 gether with similar products. The output of the adder feeds one input of an integrator connected as a switching-function the output of which is connected to the hold lines of the Integrators Intl . . . IntN 35 The delayed signal D_1 also feeds the inputs of Intl and hence is integrated whenever the output of the switching-function inte-grator is on. The output of the switching function generator also feeds an integrator 40 connected as an ADDIE, whose inverted output is fed to the other input of the switching function generator and represents a threshold, θ . In operation the delayed signals are only added into their respective 45 integrators when the cross-correlation between them and the outputs of the integrators is greater than the threshold. Thus if the threshold is high only similar samples of signal are added into the integrators and 50 separation of the signal causing similarity takes place. However the threshold is a function of the extent to which similarity exists since it is controlled by the ADDIE connected to the switching-function out-55 put, and when no signal is found or the

signal changes it drops enabling random samples of the input to be taken in. The separated signal is represented by the states or outputs of the integrators $Int_1 \dots Int_N$.

The arrangement of integrators and multipliers is duplicated for each of the inputs D_1 .

The stochastic computer may be used for processing data for purposes of management, inventory or stock control, census, 65 statistical analysis and so on, and may present the data in readily assimilated forms such as graphs, histograms, trend diagrams or may exert direct control over management functions, buying stocking distribution and so on.

Fig. 36 illustrates the use of ADDIES as a data smoothing system for estimation of the mean rate of change and higher derivatives of a quantity such as for example the 75 demand per unit period for a product. The demand is converted to the affine symmetric binary representation and fed to a chain of integrators connected as ADDIES (two only are shown for simplicity). The state of 80 the ADDIES may be read out directly, for example to a digital computer, and may also be combined using stochastic inversion and addition to form estimates of the demand per unit period and its rate of 85 change, or any functions of these including predictions of future demand.

Partial differential equations may be solved by quantization of the variables of differentiation and representation of them 90 as spatial variables. Specific computing elements may be constructed to solve the equation at each point in space and interconnected as a multi-dimensional net. Boundary conditions can be applied around the 95 boundary of the space and the required solution readout from the individual computing elements. Fig. 37 illustrates the computing element (t) of Fig. 1, and Fig. 38 its interconnection as a two-dimensional 100 net for the solution of the two-dimensional Laplace equation:

$$U_{xx} + U_{xx} = 0.$$
 (36)

115

If we consider the function u(x,y) at the discrete points x = ai (for i = O,N), and 105 y = aj (for j = 0,N), and we write u(ai,aj) as $u_{i,j}$ then equation 36 may be rewritten approximately as

$$u_{i-1,j} - 2u_{i,j} + u_{i+1,j} + u_{i,j-1} - 2u_{i,j} + u_{i,j} + 1 = 0$$

110 Thus if each value of $u_{i,j}$ is represented as the output of an ADDIE placed at the grid point (ai,aj) we have the following relationships between the output of one ADDIE and its neighbours;

 $4u_{i,j} = u_{i-1,j} + u_{i+1,j} + u_{i,j-1} + u_{i,j+1}$

17

70

75

80

85

90

95

00

05

10

15

20

16

consists of an integrator connected as an ADDIE with its other input fed by a fourinput, equally weighted adder. The ADDIE realizes the function

5

18

$$U = \frac{1}{4} (x_1 + x_2 + x_3 + x_4)$$

so that if the output of the ADDIE is $u_{i,1}$ then its inputs should be $u_{i-1,i}$, $u_{i+1,i}$ etc., which are the outputs of the neighbouring four ADDIES. A symbol for an ADDIE

- 10 connected in this way is shown in Fig. 1(t)and a network of ADDIEs interconnected as described to solve equation 36 is shown in Fig. 38. These units are interconnected in a two dimensional rectangular array
- 15 with output of every element going to the inputs of its four neighbours. At the edges of the array there will be inputs not connected to other Laplacian elements and these are connected to stochastic constants
- 20 representing the boundary condition BC in the affine binary symmetric representation. Stochastic computing elements lend themselves particularly to the solution of partial differential equations because they
- may be realized in a compact form and are readily interconnected, thus providing a 25 covering for the area for which the solution of the equation is required. The boundary conditions BC on the mesh which
- **30** subdivides the area correspond to the values of the inputs at the interconnections between clements.

Well-known mathematical methods such as relaxation techniques are programmable

35 in a straightforward way for the stochastic elements.

The adaptive facilities of the ADDIE are particularly suitable for implementing the iterative minimisation utilised in relaxation

40 methods.

Thus a stochastic computer may utilise various forms of computing element such as binary, ternary or multiple-level ANDgates, OR-gates, inverters and so on, or

45 threshold logic in which the logical output depends upon the number and weight attached to the inputs, or stochastic logic in which the statistical properties of the output rather than the output itself are de-

- 50 termined by the input, or non-logical elements such as amplifiers, together with binary and multi-level storage elements such as flip-flops, ferrite-cores, capacitors, inductors, pneumatic and hydraulic cylin-
- 55 ders, optical devices and so on. Coupled to the stochastic computer may be conventional analog or digital computers and interfaces with industrial processes, human operators and so on. In some part of this
- 60 configuration one or more computations will be carried out which involve the representations of an event or quantity by a sequence of logic levels or states whose

statistical properties are determined by that 65 level or quantity.

WHAT WE CLAIM IS:-

I. A computer including a digital computing element or elements, means for representing input information stochastically by the probability that a level in a clocked 70 sequence of logic levels will be ON, means for applying the information so represented to the computing element or elements wherein computation is performed in a digital manner and means for converting the stochastically represented outputs of the 75 computing element or elements to ana-logue or digital values.

2. An arrangement according to claim 1 wherein items of information applied to 80 the computing element or elements are normalised so that each item takes a value in a standard interval.

3. An arrangement according to claim 85 2 wherein the standard interval is the range 0 to 1 and in which the probability of a particular level being ON is arranged to equal the normalised value of the item of information being applied to the computing element or elements.

4. An arrangement according to any one of the preceding claims in which at least one of the computing elements utilises binary logic devices.

5. An arrangement according to any 95 one of the preceding claims in which at least one of the computing elements utilises ternary logic devices.

6. An arrangement according to any one of the preceding claims in which at 100 least one of the computing elements utilises threshold logic devices.

7. An arrangement according to any one of the preceding claims wherein two computing elements are arranged to operate in 105 parallel so as to compute information separately.

8. An arrangement as claimed in any one of the preceding claims which includes an adaptive element as hereinbefore de- 110 fined.

An arrangement as claimed in any one of the preceding claims wherein a clock signal is arranged to be applied to a synchronous logic device in a computing ele- 115 ment of the arrangement so as thereby to control the timing of a computing operation.

10. An arrangement as claimed in any one of the preceding claims which includes 120 an integrating device.

11. An arrangement as claimed in any one of the preceding claims which includes a memory wherein results of computations and values of quantities are arranged to be 125 stored.

12. An arrangement as claimed in claim

18

1!

5

10

15

20

25

30

90

35

40

45

55

50

10 wherein the value of a constant quantity is arranged to be held in the integrating device. 13. An arrangement as claimed in any 5 one of the preceding claims having interconnections through external sensors and information channels to an environment. 14. An arrangement as claimed in any one of the preceding claims wherein a first sequence is arranged to be de-correlated 10 from another sequence by being delayed through one or more time delays relative to the said other sequence. 15. An arrangement as claimed in claim 15 14 wherein a flip-flop acts as an isolating unit-delay. 16. An arrangement as claimed in any one of the preceding claims wherein the tion. biased probability of selection of one of 20 a number of logic levels is generated by the gating of a number of flip-flops in random states to appropriate ones of a number of lines carrying the said logic levels. tion. 17. An arrangement as claimed in any 28. one of the preceding claims wherein asyn-25 chronous information computation is arranged to be carried out with an ordinarily synchronous element, quantities being represented by mark-space sequence and a local oscillator being arranged to provide 30 the clock pulses. 18. An arrangement as claimed in any one of the preceding claims which includes an analog-or-digital-to stochastic converter which is arranged to be fed a constant 35 input so as to generate a stationary sequence. 19. An arrangement as claimed in any one of the preceding claims which includes 40 an integrator having increment and decrement lines having gates therein with facility for applying a "hold" signal thereto so as to prevent change of state of the integrator.

20. An arrangement as claimed in any 45 one of the preceding claims which includes a delay element substantially as herein before described with reference to Fig. 7 of the drawings accompanying the complete specification.

50 21. An arrangement as claimed in any one of the preceding claims which includes an element substantially as hereinbefore described with reference to Figs. 2(a) and 2(b) of the drawings accompanying the com-55 plete specification.

22, An arrangement as claimed in any one of the preceding claims which includes a cross-coupled flip-flop substantially as hereinbefore described with reference to Fig. 3 of the drawings accompanying the complete specification.

23. An arrangement as claimed in any one of the preceding claims wherein the device of Fig. 4 in the drawings accompany-65 ing the complete specification is arranged to function as a multiplier for the projective binary representation.

24. An arrangement as claimed in any of the preceding claims which icnludes a delay element substantially as hereinbefore 70 described with reference to Fig. 21 of the drawings accompanying the complete specification.

25. A computing device including a multiplier substantially as hereinbefore described with reference to Fig. 6 of the 75 drawings accompanying the complete specification.

26. A computing device including a squarer substantially as hereinbefore described with reference to Fig. 8 of the drawings accompanying the complete specifica-

27. A computing device including an adder substantially as hereinbefore des-85 cribed with reference to Fig. 9 of the drawings accompanying the complete specifica-

A computing device including an analog-to-stochastic converter substantially 90 as hereinbefore described with reference to Fig. 10 of the drawings accompanying the complete specification.

29. A computing device including a digital-to-stochastic converter substantially 95 as hereinbefore described with reference to Fig. 11 of the drawings accompanying the complete specification.

30. A computing device including an integrator substantially as hereinbefore des- 100 cribed with reference to Fig. 12 of the drawings accompanying the complete specification.

31. A computing device including an integrating arrangement substantially as 105 hereinbefore described with reference to Fig. 13 of the drawings accompanying the complete specification.

32. A computing device including an adaptive element substantially as herein- 110 before described with reference to Fig. 14 of the drawings accompanying the complete specification.

33. A computing device including a multiplier substantially as hereinbefore des- 115 cribed with reference to Fig. 15 of the drawings accompanying the complete specification.

34. A computing device including a squarer substantially as hereinbefore des- 120 cribed with reference to Fig. 16 of the drawings accompanying the complete specification.

35. A computing device including an adder substantially as hereinbefore des- 125 cribed with reference to Fig. 17 of the drawings accompanying the complete specification.

36. A computing device including an

80

90

18

65

70

75

80

85

19

00

105

95

110

120

115

60

adder substantially as hereinbefore described with reference to Fig. 18 of the drawings accompanying the complete specification.

- 5 37. A computing device including a correlator substantially as hereinbefore described with reference to Fig. 19 of the drawings accompanying the complete specification.
- 10 A computing device including a 38. computer for the solution of differential equations substantially as hereinbefore described with reference to Fig. 20 of the drawings accompanying the complete speci-15 fication.

39. A computing device including a non-linear stochastic converter substantially as hereinbefore described with reference to Fig. 22 of the drawings accompanying the

20 complete specification. 40. A computing device including a switching function generator substantially as hereinbefore described with reference to Fig. 23 of the drawings accompanying the

complete specification. 41. A computing device including a divider substantially as hereinbefore described with reference to Fig. 24 of the drawings accompanying the complete speci-30 fication.

42. A computing device including a square-root solver substantially as hereinbefore described with reference to Fig. 25 of the drawings accompanying the complete specification.

43. A computing device including a subtractor substantially as hereinbefore described with reference to Fig. 26 of the drawings accompanying the complete specifica-

40 tion.

45

35

25

44. A computing device including a divider substantially as hereinbefore described with reference to Fig. 27 of the drawings accompanying the complete specification.

45. A computing device including an averaging and dividing arrangement substantially as hereinbefore described with

reference to Fig. 28 of the drawings accompanying the complete specification.

46. A computing device including a control system substantially as hereinbefore described with reference to Fig. 29 of the drawings accompanying the complete specification.

47. A computing device estimating and predicting arrangement for a Bayesian predictor as hereinbefore described with reference to Figs. 31 and 32 of the drawings accompanying the complete specification.

48. A computing device substantially as hereinbefore described with reference to Fig. 33 of the drawings accompanying the complete specification.

49. A computing device including **a** 65 control device substantially as hereinbefore described with reference to Fig. 34 of the drawings accompanying the complete specification.

70 50. A computing device including a control arrangement substantially as hereinbefore described with reference to Fig. 34 of the drawings accompanying the complete specification.

75 51. A computing device including an adaptive filter substantially as hereinbefore described with reference to Fig. 35 of the drawings accompanying the complete specification.

52. A computing device including a data 80 smoothing arrangement substantially hereinbefore described with reference to Fig. 36 of the drawings accompanying the complete specification.

53. A computing device substantially as 85 hereinbefore described with reference to Fig. 37 of the drawings accompanying the complete specification.

54. A computing arrangement substantially as hereinbefore described with refer-90 ence to Fig. 38 of the drawings accompanying the complete specification.

> S. R. CAPSEY. Chartered Patent Agent, For the Applicants.

Printed for Her Majesty's Stationery Office by Burgess & Son (Abingdon), Ltd.—1970. Published at The Patent Office, 25 Southampton Buildings, London, W.C.2, from which copies may be obtained.

50

1184652 COMPLETE SPECIFICATION

This drawing is a reproduction of the Original on a reduced scale

١

ţ

į

Sheet 1

20

50

55

60

65

70

75

80

85

90

 $(a) \qquad (l) \qquad (l)$


(C) --->---

(n)(đ) I

(C) FF TCLOCK Q (f) Q K +CLOCK

CLOCKED 1/PS (g) J K Q ą \bar{q} Q 0 0 0 0 1 1 0 0 1 1 ą Q 1 1 (h)С (Ì). С . (j)


(k) <u>Fig.1.</u>






15 SHEETS

(m)



(P) ON OFF OPEN ON ON OFF OPEN OFF OFF ON OPEN OPEN OPEN OPEN OPEN




• •

COMPLETE SPECIFICATION

١

15 SHEETS This draw the Orig


This drawing is a reproduction of the Original on a reduced scale Sheet 2





COMPLETE SPECIFICATION

٩

15 SHEETS This drawing is a reproduction of the Original on a reduced scale Sheet 3







.

.

- - -

COMPLETE SPECIFICATION

1

15 SHEETS

This drawing is a reproduction of the Original on a reduced scale Sheet 4


М <u>Fig.</u>8. A Ζ 6 Đ FF -CLOCK NOISE TRIGGER FF SOURCE Fig.9 the the ANALOG INPUT COMP-DIGITAL TO ANALOG CONV P ARATOR FF FF CLOCK ¢7 77 F/ 4 <u>Fig. 10</u>. 7 7 7 7 DIGITAL COMPARATOR NOISE FF CLOCK FF FF II II <u>Fig.11</u>. Т 7 7 Т NOISE


1184652 COMPLETE SPECIFICATION

15 SHEETS


This drawing is a reproduction of the Original on a reduced scale Sheet 5


ŧ





•






COMPLETE SPECIFICATION


15 SHEETS


This drawing is a reproduction of the Original on a reduced scale Sheet 6

1

 $\frac{x}{Y} = \frac{1}{2}$ Fig. 17 $\frac{DiGITAL}{ANALOG}$ $\frac{DiGITAL}{ANALOG}$








1184652 COMPLETE SPECIFICATION

15 SHEETS

-


This drawing is a reproduction of the Original on a reduced scale Sheet 7

ŧ



COMPLETE SPECIFICATION

15 SHEETS This drawing is a reproduction of the Original on a reduced scale Sheet 8




۰.

COMPLETE SPECIFICATION

15 SHEETS

This drawing is a reproduction of the Original on a reduced scale


Sheet 9



COMPLETE SPECIFICATION

15 SHEETS This drawing is a reproduction of the Original on a reduced scale

Sheet 10




• •

COMPLETE SPECIFICATION


٢

15 SHEETS This drawing is a reproduction of the Original on a reduced scale Sheet 11




1184652COMPLETE SPECIFICATION15SHEETSThis drawing is a reproduction of
the Original on a reduced scale

Sheet 12




•••



COMPLETE SPECIFICATION

15 SHEETS

This drawing is a reproduction of the Original on a reduced scale Sheet 13




,

COMPLETE SPECIFICATION

\$

15 SHEETS


TS This drawing is a reproduction of the Original on a reduced scale Sheet 14



COMPLETE SPECIFICATION

15 SHEETS

This drawing is a reproduction of the Original on a reduced scale Sheet 15






Fig. 38,